



University of Tehran
School of Electrical and Computer Engineering

Course:	8101423 – Computer Architecture									
Course type:	EE*						CE*			Credit: 3
	Com	E	P	B	Con	D	SW	HW	IT	
	Required	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
Elective	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
Level:	Undergraduate <input checked="" type="checkbox"/> Graduate <input type="checkbox"/>									
Co-requisite(s):	None.									
Prerequisite(s):	Logic Circuits (8101367)									
Prerequisite by topic:										
Textbook(s):	D. A. Patterson, and J. L. Hennessy, “Computer Organization and Design: The Hardware/Software Interface”, 4 th Edition, Morgan Kaufmann Publishers, 2014.									
Coordinator:	Saeed Safari									
Goals:	<ul style="list-style-type: none"> • Understanding numbering system • Design and implementation of arithmetic circuits • Understanding processor Instruction Set Architecture (ISA) • Data-Path / Controller partitioning • Design and implementation of MIPS processor • Processor performance evaluation and improvement • Memory hierarchy (including Cache, Main Memory and Secondary Storage) • Input / Output system • Multicore architecture and programming challenges 									
Outcome:	<p>Upon successful completion of the course, students will be able</p> <ol style="list-style-type: none"> 1. To design and implement arithmetic circuits 2. To understand and design processor Instruction Set Architecture (ISA) 3. To design and implement a processor (Single-Cycle, Multi-Cycle and Pipeline implementation) 4. To evaluate processor performance 5. To design and use memory system 6. To understand multicore architectures 									
Topics:	<ul style="list-style-type: none"> • Computer Arithmetic • Instruction Set Architecture (ISA) • MIPS Single-Cycle/Multi-Cycle Implementation • Performance Evaluation • MIPS Pipeline Implementation • Memory Hierarchy (including Cache, Main Memory and Secondary Storage) 									

	<ul style="list-style-type: none"> • Input / Output System • Multicore Processors Architecture 										
Computer usage:	Verilog simulation of the computer assignments must be provided.										
Assignments:	<p>Several homework will be assigned during the term. Homework must be delivered to your course TA.</p> <p>Four computer assignments (i.e. Arithmetic Circuit Implementation, Single-Cycle MIPS Implementation, Pipelined MIPS Implementation, and Direct-Mapping Cache Implementation) will be assigned to each student during the term.</p>										
Projects:	The final project (pipeline processor design) will be assigned to each student during the last month of the term, and its Verilog implementation must be submitted.										
Grading:	<table> <tr> <td>Assignments:</td> <td>32%</td> </tr> <tr> <td>Quiz:</td> <td>3%</td> </tr> <tr> <td>Midterm exam1:</td> <td>15%</td> </tr> <tr> <td>Midterm exam2:</td> <td>15%</td> </tr> <tr> <td>Final exam:</td> <td>35%</td> </tr> </table>	Assignments:	32%	Quiz:	3%	Midterm exam1:	15%	Midterm exam2:	15%	Final exam:	35%
Assignments:	32%										
Quiz:	3%										
Midterm exam1:	15%										
Midterm exam2:	15%										
Final exam:	35%										
Further readings:	<p>[1] M. Mano, <i>Computer System Architecture</i>, Prentice Hall, 3rd Edition, 1993.</p> <p>[2] Z. Navabi, <i>Verilog Digital System Design</i>, McGraw-Hill, NewYork, 1999.</p> <p>[3] Milos D. Ercegovac & Tomas Lang, <i>Digital Arithmetic</i>, Morgan Kaufmann Publishers, San Francisco, USA, 2004.</p> <p>[4] John P. Hayes, <i>Computer Architecture and Organization</i>, McGraw-Hill, 1988.</p>										
Prepared by:	Saeed Safari										
Date:	November, 2017										

*EE: Electrical Engineering		CE: Computer Engineering	
Com	Communications	SW	Software
E	Electronics	HW	Hardware
P	Power	IT	Information Technology
B	Bioelectronics		
Con	Control		
D	Digital System		