



**University of Tehran**  
**School of Electrical and Computer Engineering**

<b>Course:</b>	<b>8101715 - Nano-devices and Their Integration</b>									
<b>Course type:</b>	EE*						CE*			Credit: 3
	Com	E	P	B	Con	D	SW	HW	IT	
	Required	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
Elective	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
<b>Level:</b>	Undergraduate <input type="checkbox"/> Graduate <input checked="" type="checkbox"/>									
<b>Co-requisite(s):</b>	None.									
<b>Prerequisite(s):</b>	Semiconductor Devices(8101440)									
<b>Prerequisite by topic:</b>	-									
<b>Textbook(s):</b>	<p>[1] <i>Fundamentals Of Modern VLSI Devices</i>, Y. Taur and T. H. Ning, 2009.</p> <p>[2] <i>Device Electronics for Integrated Circuits</i>, R.S. Muller and T.I. Kamins, 2007.</p> <p>[3] <i>Handbook of Semiconductor Manufacturing Technology</i>, Y. Nishi and R. Doering, 2007.</p>									
<b>Coordinator:</b>	Dr. Ali Afzali-Kusha, Professor, School of ECE									
<b>Goals:</b>	<p>This course teaches graduate students advanced concepts related to the operation and fabrication of MOSFET devices in highly scaled technologies. The concepts include different phenomena affecting <math>I-V</math> and <math>C-V</math> characteristics as well as the reliability of devices. In addition, it deals with MOS dielectrics, shallow junction, ohmic contact, silicide and metal gates and contacts, low-<math>K</math> materials for the isolation of interconnect and high-<math>K</math> materials for the gate dielectric, and interconnection of the devices with Al and Cu metallization.</p>									
<b>Outcome:</b>	<p>Upon the successful completion of this course, the graduate student should have learned about</p> <ol style="list-style-type: none"> <li>1. Modeling of I-V characteristics of highly scaled channel length MOSFET devices</li> <li>2. Hot electron, punchthrough, DIBL, parasitic BJT effects as well as the difference between the buried channel and surface channel devices</li> <li>3. C-V characteristic of MOS structures</li> <li>4. Modeling of gate dielectric breakdown</li> <li>5. Device reliability modeling and corresponding phenomena</li> <li>6. Material systems for high-k dielectrics and their formation techniques</li> </ol>									

	<p>7. Material system for low-k dielectrics and their formation techniques</p> <p>8. Techniques to deal with shallow junction and the ohmic contact problems</p> <p>9. Silicide and metal gate issues</p> <p>10. Al and Cu interconnection issues and their scaling behaviors</p> <p>11. Interconnection Future</p> <p>12. Advanced/Future Devices</p>
<p><b>Topics:</b></p>	<ol style="list-style-type: none"> <li>1. Review of basic and advanced MOS capacitor theories       <ol style="list-style-type: none"> <li>a. Accumulation, depletion, and inversion regions</li> <li>b. <math>C-V</math> characteristics at low and high frequencies</li> <li>c. Deep depletion</li> <li>d. Charge sheet model</li> <li>e. Oxide charges</li> <li>f. Interface traps</li> <li>g. Physical and electrical dielectric thicknesses</li> <li>h. Definition of threshold voltage</li> <li>i. Doping profile effect on the threshold voltage</li> <li>j. Body effect</li> </ol> </li> <li>2. MOSFET <math>I-V</math> characteristics       <ol style="list-style-type: none"> <li>a. Channel length modulation</li> <li>b. Conceptual basis for the <math>I-V</math> theory</li> <li>c. CAD model</li> <li>d. Distributed analysis model</li> <li>e. Charge sheet model</li> <li>f. Subthreshold current</li> <li>g. Gate-induced drain leakage (GIDL)</li> <li>h. Scaling theory</li> <li>i. Short channel effect – Yau’s model and barrier lowering model</li> <li>j. Retrograde and halo doping profiles</li> <li>k. Narrow width effect</li> <li>l. Reverse short channel and narrow width effects</li> <li>m. Punchthrough</li> <li>n. Mobility measurement and modeling</li> <li>o. Velocity saturation modeling</li> <li>p. Parasitic source and drain resistances</li> <li>q. Quasi-2D model of channel length modulation</li> <li>r. Output resistance</li> <li>s. Comparison of surface/buried channel PMOS</li> <li>t. Hot carrier effect</li> <li>u. Lightly doped drain (LDD) structure</li> <li>v. Substrate current model</li> <li>w. Device lifetime modeling</li> <li>x. Oxide interface improvement</li> </ol> </li> <li>3. ITRS       <ol style="list-style-type: none"> <li>a. History</li> <li>b. Where are we today and where are we going?</li> <li>c. Technology trends and applications</li> <li>d. Trends and challenges</li> </ol> </li> <li>4. Gate dielectrics       <ol style="list-style-type: none"> <li>a. Physics and technology</li> <li>b. Microstructures of <math>\text{SiO}_2</math></li> </ol> </li> </ol>

- c. Intrinsic and extrinsic dielectric degradation mechanisms
  - d. Dependences of the dielectric time to breakdown ( $t_{bd}$ ) on electric field, gate electrode, area, and temperature
  - e. Transition (strained) layer at the substrate interface
  - f. Stress induced leakage current (SILC)
  - g. Methods of Testing degradation and breakdown in dielectric films
  - h. Tunneling current
  - i. Reliability
  - j. Breakdown quantification
  - k. Breakdown models: Hole generation/trapping model and anode physical damage model
  - l. Modeling defect-induced breakdown
  - m. Oxide leakage and gate stack scaling limit
  - n. Dopant penetration from poly-Si gate
  - o. Nitrided SiO<sub>2</sub>
  - p. MOS gate dielectric requirements
  - q. High-K dielectric overview and issues
  - r. High-K dielectric materials
  - s. Hf-based dielectrics
  - t. High-K dielectric fabrication technologies
  - u. Effect of interface states on mobility in high- $\kappa$  gate stacks
5. Shallow junction and ohmic contact
    - a. Junction/contact scaling issues
    - b. Shallow junction technology
    - c. Impact of parasitic series resistance
    - d. Strategy for series resistance scaling: Salicidation, elevated source/drain, ...
    - e. Ohmic contacts physics
    - f. Ohmic contacts requirements
    - g. Technology to form contacts: silicidation
  6. Polycide, silicide, and metal gates
    - h. Gate electrode materials
    - i. Salicide/silicide gates
    - j. Silicide formation techniques
    - k. Silicide scaling implications
    - l. Metal gates
    - m. Workfunction engineering
  7. Interconnects scaling issues and Al and Cu metallization
    - a. Types of interconnects: global, semiglobal, and local
    - b. Scaling of interconnect
    - c. Interconnect-related problems: electromigration, signal integrity, crosstalk noise, delay increase, ...
    - d. Delay trend
    - e. Interconnect resistance, capacitance, and inductance as a function of frequency
    - f. Skin effect
    - g. Effect of interconnect parameters ( $R$ ,  $L$ , and  $C$ ) on the delay
    - h. Rent's rule
    - i. Repeaters
    - j. Thermal problem of interconnect
    - k. Interconnect scaling problems

	<ul style="list-style-type: none"> <li>l. Why Al?</li> <li>m. Electromigration: Model, effects of material and composition as well as grain structure, hillocks, ...</li> <li>n. Why Cu?</li> <li>o. Why Cu and low-K dielectric</li> <li>p. Cu metallization problems and the corresponding solutions</li> <li>q. Cu Barriers and liners</li> <li>r. Cu Damascene Process</li> <li>s. Deposition methods of Cu films</li> </ul> <p>8. Low-K Dielectrics</p> <ul style="list-style-type: none"> <li>a. Components of dielectric polarization</li> <li>b. Challenges for low-<math>\kappa</math> materials</li> <li>c. Dielectric constant reduction methods</li> <li>d. Deposition methods: CVD vs. Spin-on</li> <li>e. Mechanical properties</li> <li>f. Thermal conductivity</li> <li>g. Porous materials</li> <li>h. Airgap as low-<math>\kappa</math> dielectric</li> </ul> <p>9. Interconnect Future</p> <p>10. Advanced/Future Devices</p>				
<b>Computer usage:</b>	-				
<b>Assignments:</b>	-				
<b>Projects:</b>					
<b>Grading:</b>	<table style="width: 100%; border: none;"> <tr> <td style="width: 60%;">Project(+Assignments)</td> <td style="text-align: right;">30%</td> </tr> <tr> <td>Exams</td> <td style="text-align: right;">70%</td> </tr> </table>	Project(+Assignments)	30%	Exams	70%
Project(+Assignments)	30%				
Exams	70%				
<b>Further readings:</b>	-				
<b>Prepared by:</b>	Dr. Ali Afzali-Kusha, Professor, School of ECE				
<b>Date:</b>	September 2017				

*EE: Electrical Engineering		CE: Computer Engineering	
Com	Communications	SW	Software
E	Electronics	HW	Hardware
P	Power	IT	Information Technology
B	Bioelectronics		
Con	Control		
D	Digital System		