



University of Tehran
School of Electrical and Computer Engineering

Course:	8101504: Interconnection Networks									
Course type:	EE*						CE*			Credit: 3
	Com	E	P	B	Con	D	SW	HW	IT	
	Required	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
Elective	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
Level:	Undergraduate <input type="checkbox"/> Graduate <input checked="" type="checkbox"/>									
Co-requisite(s):										
Prerequisite(s):	Computer Architecture (8101423)									
Prerequisite by topic:	Network Computer architecture									
Textbook(s):	[1] W. Dally, B. P. Towles, Principles and Practices of Interconnection Networks, Morgan-Kaufmann, 2004. [2] J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks: An Engineering Approach, Morgan-Kaufmann, 2003. [3] N. Enright Jerger and L-S. Peh, On-Chip Networks, Synthesis Lecture, Morgan-Claypool, 2009.									
Coordinator:	Mehdi Modarresi, Assistant Professor, School of ECE									
Goals:	Introducing the concepts, architectures, methods and design space of the communication infrastructure in parallel machines, including supercomputers, datacentres, clusters, and networks-on-chip									
Outcome:	Upon successful completion of the course, students will be able <ol style="list-style-type: none"> 1. Understand and analyze state-of-the-art papers and patents in the field of interconnection networks 2. Learn widely-used interconnection network simulators to design and implement new ideas 3. Select the right topology/switching/buffering configuration based on the design requirements 									
Topics:	Topics					Lecture s		Reading		
	Introduction to interconnection networks and parallel computer architecture					1		Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers.		
	Message passing vs Shared memory programming and machine models					1		Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers.		

	Multicores and on-chip communication (bus, crossbar, Network-on-Chip)	2	A survey that I prepared on on-chip communication and Networks-on-Chip in Persian. It is actually a part of my PhD dissertation.
	Topology	4	Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers Paper: <ul style="list-style-type: none"> • A Reconfigurable On-Chip Interconnection Network for Large Multicore Systems
	Topology examples (IBM BlueGene, Fujitsu ToFu, SGI Orig2000, Cray Aries)	2	<ul style="list-style-type: none"> • The 6D Mesh/Torus Interconnect of K Computer • Blue Gene/L torus interconnection network • Technology-Driven, Highly-Scalable Dragonfly Topology • The SGI Origin: A ccNUMA Highly Scalable Server
	Indirect topologies + examples (Google Cluster, Myrinet)	2	Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers Paper: <ul style="list-style-type: none"> • Guide to Myrinet-2000 Switches and Switch Networks
	Switching + Flow control	4	Some selected chapters and parts of the text books. See the related for chapters and page numbers Paper: <ul style="list-style-type: none"> • A Case for Bufferless Routing in On-Chip Networks
	Routing algorithms	4	Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers
	Adaptive routing	1	Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers Papers:

			<ul style="list-style-type: none"> • GOAL: A load-balanced adaptive routing algorithm for torus networks • Regional Congestion Awareness for Load Balance in Networks-on-Chip
	Router microarchitecture	2	Some selected chapters and parts of the text books. See the related lecture note for chapters and page numbers
	Simulation and performance evaluation	1	Some elected chapters and parts of the text books. See the related lecture note for chapters and page numbers <ul style="list-style-type: none"> • “BookSim2.0 tutorial” (in Persian)
	Example systems (Intel SCC, Intel TeraFlops, IBM BlueGene/Q)	1	<ul style="list-style-type: none"> • A 5-GHz Mesh Interconnect for a Teraflops Processor • The IBM Blue Gene/Q Interconnection Fabric • The Single-chip Cloud Computer (in Microprocessor Report)
	Network-on-Chip issues- I (topology+mapping +Reconfiguration)	2	<ul style="list-style-type: none"> • Outstanding research problems in NoC design • Design Tradeoffs for Tiled CMP On-Chip Networks • Virtual Point-to-Point Connections in NoCs • Power-Aware Mapping for Reconfigurable NoC Architectures
	Network-on-Chip issues- II (power+temperature+3D)	2	<ul style="list-style-type: none"> • Power-driven Design of Router Microarchitectures in On-chip Networks • A Low-Radix and Low-Diameter 3D Interconnection Network Design • SunFloor 3D: A

			Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips
Computer usage:	CAs and final project should be carried out by: 1. BookSim NoC simulator and Noxim simulator		
Assignments:	4 homework assignments 2 computer assignments 4-6 paper reviews		
Projects:	One final project.		
Grading:	Assignments: 5 % Project: 15 % Paper review: 15% Midterm exams: 15% Final exam: 50 %		
Further readings:	Recent papers in the top related conferences/journals		
Prepared by:	Mehdi Modarressi		
Date:	31-Sharivar-1396		

*EE: Electrical Engineering		CE: Computer Engineering	
Com	Communications	SW	Software
E	Electronics	HW	Hardware
P	Power	IT	Information Technology
B	Bioelectronics		
Con	Control		
D	Digital System		