



پردیس دانشکده های فنی  
دانشکده مهندسی برق و کامپیوتر

Data Converters			Course Title and Number
<b>3 unit credit</b>	<b>ECE Dept.</b>	<b>Elective</b>	Course Type
<b>Graduate</b>			Level
Integrated Circuit Design			Pre requisite
[1] Behzad Razavi, Principles of Data Conversion System Design, IEEE Press, 1995			References
[2] Richard Schreier and Gabor Temes, Understanding Delta-Sigma Data Converters, IEEE Press, 2005			
[3] Steven R. Norsworthy, Richard Schreier, Gabor C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation, Wiley-IEEE Press, 1996			
[4] Franco Maloberti, Data Converters, Springer, 2007			
[5] Rudy van de Plassche, CMOS Integerated ADC and DAC, Kluwer, 2003			
[6] Walt Kester, The Data Conversion Handbook, Analog Devices Inc, Newnes, 2005			
<b>Omid Shoaee, ECE Dept. University of Tehran</b>			Lecturer
<ul style="list-style-type: none"><li>• <b>Introduction to Data Converters including Analog-to-Digital and Digital-to-Analog Converters</b></li><li>• <b>Introduction to Data Converter applications and importance in new CMOS process</b></li><li>• <b>Testing of off-the-shelf Data Converters</b></li><li>• <b>Introducing as how to design different types of these converters</b></li><li>• <b>Non-idealities and errors in Data Converters and introducing methods for error correction and reduction</b></li></ul>			Course Objectives

<ul style="list-style-type: none"> <li>● <b>INTRODUCTION</b> <ul style="list-style-type: none"> <li>○ Applications</li> <li>○ Sampling theory &amp; operation</li> <li>○ Classes of Sampling</li> </ul> </li> <li>● <b>QUANTIZATION AND STATIC PERFORMANCE METRICS</b> <ul style="list-style-type: none"> <li>○ Static Specifications</li> <li>○ Dynamic Specifications</li> </ul> </li> <li>● <b>TESTING OF DATA CONVERTERS</b> <ul style="list-style-type: none"> <li>○ Bench Evaluation/Characterization/Test</li> </ul> </li> <li>● <b>TWO/MULTI-STEP ANALOG TO DIGITAL CONVERTERS</b> <ul style="list-style-type: none"> <li>○ Bit Overlap, Bit (Digital) Error Correction</li> </ul> </li> <li>● <b>PIPELINE ADC CONCEPT &amp; SYSTEM</b> <ul style="list-style-type: none"> <li>○ N-bit ADC can be viewed as 1-bit followed by (N-1)-bit ADCs</li> <li>○ Gain Stage Characteristic &amp; Pipeline</li> <li>○ Error Sources of Gain Stage</li> <li>○ Error Correction &amp; 1.5-bit Stage</li> <li>○ Switched-Capacitor Gain Stage</li> <li>○ Non-linearity &amp; Discontinuity in ADC</li> <li>○ Non-monotonous ADC Characteristic</li> <li>○ Error of Subsequent (N-1)-bit ADC</li> <li>○ DEC Operation in an ADC w/ a M.5-bit</li> </ul> </li> </ul>	<p style="text-align: center;">Course Outline/ Syllabus</p>
---	---

## Stage

- **PIPELINE RESIDUE STAGE**
  - Switched-Capacitor implementation
  - Switched-Cap architecture issues
  - Residue amplification & circuit considerations
  - Switched-Cap Sample/Hold design
  - DAC linearity & error sources
  - Flash ADC/Comparator design
  - Calibration
- **MATCHING OF MOS DEVICES**
- **ANALOG TO DIGITAL CONVERSION**
  - **OVERSAMPLING &  $\Delta\Sigma$  MODULATION**
    - Oversampling
    - From Delta Modulation to Delta-Sigma Modulation
    - Feedback Modulators
    - 1<sup>st</sup>-order Noise Shaping
    - Higher-order Noise  $\Delta\Sigma$  Modulators
    - Cascaded  $\Delta\Sigma$  Modulators
    - Switched-Capacitor implementation
    - Digital Decimation Filters for  $\Delta\Sigma$  ADCs
- **FLASH ADC & FOLDING ADC; AVERAGING, AND INTERPOLATING TECHNIQUES**

<ul style="list-style-type: none"> <li>○ <b>Preview-Flash ADCs</b></li> <li>○ <b>Flash ADC Architecture, Issues</b></li> <li>○ <b>Interpolating and averaging techniques</b></li> <li>○ <b>Folding and interpolating</b></li> <li>○ <b>Time-interleaving ADC</b></li> <li>● <b>BIT-AT-A-TIME, LEVEL-AT-A-TIME ADC'S</b> <ul style="list-style-type: none"> <li>○ <b>Algorithmic (Cyclic) ADC</b></li> <li>○ <b>Successive Approximation ADC</b></li> <li>○ <b>Integrating-Type ADC</b></li> </ul> </li> <li>● <b>DAC Architectures &amp; Examples</b></li> </ul>									
<b>5 Take-home homeworks and Computer Assignments</b>	Homework/Assignments								
<b>One Computer ADC Design Project</b>	Project								
<table border="0" style="width: 100%;"> <tr> <td style="text-align: right;"><b>Project</b></td> <td style="text-align: right;"><b>20%</b></td> </tr> <tr> <td style="text-align: right;"><b>Assignments</b></td> <td style="text-align: right;"><b>10%</b></td> </tr> <tr> <td style="text-align: right;"><b>Midterm Exam</b></td> <td style="text-align: right;"><b>30%</b></td> </tr> <tr> <td style="text-align: right;"><b>Final Exam</b></td> <td style="text-align: right;"><b>40%</b></td> </tr> </table>	<b>Project</b>	<b>20%</b>	<b>Assignments</b>	<b>10%</b>	<b>Midterm Exam</b>	<b>30%</b>	<b>Final Exam</b>	<b>40%</b>	Grading
<b>Project</b>	<b>20%</b>								
<b>Assignments</b>	<b>10%</b>								
<b>Midterm Exam</b>	<b>30%</b>								
<b>Final Exam</b>	<b>40%</b>								
<b>Omid Shoaie</b>	Organizer								