



**University of Tehran**  
**School of Electrical and Computer Engineering**

<b>Course:</b>	<b>8101... – Digital Systems Diagnosis</b>									
<b>Course type:</b>	EE*						CE*			Credit: 3
	Com	E	P	B	Con	D	SW	HW	IT	
	Required	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
	Elective	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
<b>Level:</b>	Undergraduate <input type="checkbox"/> Graduate <input checked="" type="checkbox"/>									
<b>Co-requisite(s):</b>	N.A.									
<b>Prerequisite(s):</b>	N.A.									
<b>Prerequisite by topic:</b>	Digital design flow, Basic data structures, Logic synthesis									
<b>Textbook(s):</b>	<p>[1] Principles of Model Checking, by C. Baier and J.P. Katoen, 2008.</p> <p>[2] Scalable Techniques for Formal Verification, S. Ray, 2010</p> <p>[3] Verification of Reactive Systems: Formal Methods and Algorithms, by K. Schneider, Springer, 2004.</p>									
<b>Coordinator:</b>	Bijan Alizadeh									
<b>Goals:</b>	<p>Today's complex digital systems are difficult to verify. On the other hand, the cost of shipping defective products is often prohibitive. Hence, formal methods for the verification and debug of hardware and software have become very important and the last few years have seen the successful deployment of formal methods in many projects, and the launch of several tools based on them. This course provides a comprehensive introduction to three formal verification techniques, i.e., 1) model checking, 2) equivalence checking and 3) theorem proving. In addition, we will discuss post-silicon debugging techniques to verify and debug advanced microprocessors.</p>									
<b>Outcome:</b>	<p>Upon successful completion of the course:</p> <ol style="list-style-type: none"> <li>1. Students will be familiar with <i>property checking techniques</i></li> <li>2. Students are expected to <i>develop</i> formal verification algorithms based on suitable data structures</li> <li>3. Students will know more about <i>combinational and sequential equivalence checking techniques</i> from system level to gate level</li> <li>4. Students will know more about <i>theorem proving techniques</i> to formally verify very large data-path designs</li> </ol>									

	<p>5. Students will be familiar with <i>advanced techniques to verify complex processors</i></p> <p>6. Students will be familiar with <i>advanced techniques to debug complex digital systems</i></p>										
<b>Topics:</b>	<p>1- Introduction to property languages  1.1 Low level property languages  1.2 High level property languages</p> <p>2- Model checking  2.1 Transition systems  2.2 CTL property checking</p> <p>3- Combinational equivalence checking</p> <p>4- Sequential equivalence checking</p> <p>5- Theorem Proving</p> <p>6- Advanced Processor Verification  6.1 Abstraction and Refinement based Techniques  6.2 How to verify advanced features: OOO, exceptions, superscalar processors, etc</p> <p>7- System Level Verification and Debugging</p>										
<b>Computer usage:</b>	<p>1- Working with academic theorem provers like HOL, ACL2.  2- Working with academic property checkers like ABC.  3- Working with processor verification tool like UCLID.  4- Working with academic equivalence checkers like HED.</p>										
<b>Assignments:</b>	<p>1- LTL, CTL and PSL property checking  2- SAT-based property checking  3- Abstraction and refinement based techniques using UCLID  4- Further developments on top of existing theorem proving tools</p>										
<b>Projects:</b>	<p>1- SAT-based debugging  2- Theorem proving algorithms</p>										
<b>Grading:</b>	<table border="1"> <tr> <td>Homeworks</td> <td>10%</td> </tr> <tr> <td>Computer Assignments</td> <td>15%</td> </tr> <tr> <td>Seminar</td> <td>20%</td> </tr> <tr> <td>Midterm Exam</td> <td>25%</td> </tr> <tr> <td>Final Exam</td> <td>30%</td> </tr> </table>	Homeworks	10%	Computer Assignments	15%	Seminar	20%	Midterm Exam	25%	Final Exam	30%
Homeworks	10%										
Computer Assignments	15%										
Seminar	20%										
Midterm Exam	25%										
Final Exam	30%										
<b>Further readings:</b>	<p>[1] L. T. Wang, Y. W. Chang, and T. Cheng, Electronic Design Automation: Synthesis, Verification and Test. Morgan Kaufmann, 2009.</p> <p>[2] Related lecture notes, papers and articles.</p>										

<b>Prepared by:</b>	Bijan Alizadeh
<b>Date:</b>	2016-03-07

<b>*EE: Electrical Engineering</b>		<b>CE: Computer Engineering</b>	
Com	Communications	SW	Software
E	Electronics	HW	Hardware
P	Power	IT	Information Technology
B	Bioelectronics		
Con	Control		
D	Digital System		