



University of Tehran
School of Electrical and Computer Engineering

Course:	8101438 – Test & Testability										
Course type:	EE*						CE*			Credit: 3	
	Com	E	P	B	Con	D	SW	HW	IT		
	Required	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>		<input type="checkbox"/>
	Elective	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	
Level:	Undergraduate <input type="checkbox"/> Graduate <input checked="" type="checkbox"/>										
Co-requisite(s):	None.										
Prerequisite(s): (8101...)										
Prerequisite by topic:											
Textbook(s):	[1] (Required) “ <u>Digital System Test and Testable Design: Using HDL Models and Architectures</u> ”; Zainalabedin Navabi; January 2011; Springer; ISBN: 978-1-4419-7547-8.										
Coordinator:	Dr. Zainalabedin Navabi, Professor, School of ECE										
Goals:											
Outcome:	<p>Upon successful completion of the course, students will be able</p> <ol style="list-style-type: none"> 1. <i>explain</i> the significance of fault modeling and be able to model circuit faults in terms of the stuck-at fault model 2. <i>recognize</i> and <i>explain</i> the difference between various fault simulation methods 3. <i>select</i> and <i>justify</i> an appropriate test generation and controllability and observability method 4. <i>design</i> and <i>compare</i> various DFT methods based on the circuit being tested 5. <i>compare</i> and <i>design</i> a BIST based on the circuit under test 6. <i>design</i> test hardware and test vectors 7. <i>evaluate</i> testability using various fault simulation methods 										
Topics:	<ol style="list-style-type: none"> 1) Basic of Test and Role of HDLs 2) Using Hardware Description Languages for Design and Test 3) Fault and Defect Modeling 4) Fault Simulation Applications and Methods 5) Test Pattern Generation Methods and Algorithms 6) Deterministic Test Generation Algorithms 7) Design for Test by Means of Scan 8) Standard IEEE Test Access Methods 9) Logic Built-in Self Test 10) Test Compression 										

	11) Interconnect Testing 12) Memory Testing By Means of Memory BIST
Computer usage:	
Assignments: to homework assignments
Projects:	
Grading:	Assignments: 40 % Projects: 10 % Quizzes: 0 % Midterm exams: 20% Final exam: 30 %
Further readings:	[1] (Reference) "VLSI Test Principles and Architectures", Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen, Morgan Kaufmann Publishers, 2006, ISBN-10: 0-12-370597-5. [2] (Reference) " <u>Testing of Digital Systems</u> ", Niraj Jha and Sandeep Gupta, Cambridge University Press, 2003, ISBN: 0-521-77356-3. [3] (Reference) " <u>Digital System Testing and Testable Design</u> " Miron Abramovici, Melvin A. Breuer, and Arthur D. Friedman, Computer Science Press, 1990, ISBN: 0-7167-8179-4. [4] (Reference) " <u>Essential of Electronic Testing, for Digital Memory & Mixed-Signal VLSI Circuits</u> " Michael L. Bushnell and Vishwani D. Agrawal, Kluwer Academic Publishing, 2000, ISBN: 0-7923-7991-8. [5] (Reference) " <u>Digital Logic Testing and Simulation</u> ", 2 nd Edition, Alexander Miczo, John Wiley & Sons, Inc., Publishing, 2003, ISBN: 0-471-43995-9.
Prepared by:	Dr. Zainalabedin Navabi
Date:	1396/09/26

*EE: Electrical Engineering		CE: Computer Engineering	
Com	Communications	SW	Software
E	Electronics	HW	Hardware
P	Power	IT	Information Technology
B	Bioelectronics		
Con	Control		
D	Digital System		